

# **LSI design toward 2010 and low-power technology**

**Takayasu Sakurai**

**University of Tokyo**  
**Center for Collaborative Research, University of Tokyo**  
**7-22-1 Roppongi, Minato-ku, Tokyo, 106-8558 Japan**  
**Phone: +81-3-3402-6226**  
**E-mail: tsakurai@iis.u-tokyo.ac.jp**

## **Biography**

Takayasu Sakurai received the B.S., M.S. and Ph.D degrees in EE from University of Tokyo, Japan, in 1976, 1978, and 1981, respectively. In 1981 he joined Toshiba Corporation, where he designed CMOS DRAM, SRAM and BiCMOS ASIC's. He also worked on interconnect delay and capacitance modeling known as Sakurai model and alpha power-law MOS model. From 1988 through 1990, he was a visiting researcher at Univ. of Calif., Berkeley, doing research in the field of VLSI CAD. From 1990 back in Toshiba, he managed RISCs, media processors and MPEG2 LSI designs. From 1996, he is a professor at the Institute of Industrial Science, University of Tokyo, working on low-power and high-performance system LSI designs. Prof. Sakurai served as a conference chair for Symposium on VLSI Circuits, a vice chair for ASPDAC and a program committee member for ISSCC, CICC, DAC, ICCAD, FPGA workshop, ISLPED, TAU, and other international conferences. He is also consulting to US startup companies.

## **Summary:**

If we look into the scaling law carefully, we find that three crises can be stringent in realizing LSI's of the year 2010: namely power crisis, interconnection crisis, and complexity crisis.

As for power crisis, there are activities to lower the power consumption from device level, circuit level to system level. Lowering supply voltage ( $V_{DD}$ ) is very effective in reducing the power but the threshold voltage ( $V_{TH}$ ) should be reduced at the same time for high-speed operation. The low  $V_{TH}$ , however, increases the

leakage current. To overcome this situation,  $V_{TH}$  and  $V_{DD}$  control through the use of multiple  $V_{TH}$ , variable  $V_{TH}$ , multiple  $V_{DD}$  and variable  $V_{DD}$  are intensively pursued and some have been productized. At the system level, a system LSI approach is promising for realizing low power. The new trend is to exploit cooperation of software and hardware. In the sub 1-volt design, watch out for the abnormal temperature dependence of drain current.

The interconnection will be determining cost, delay, power, reliability and turn-around time of the future LSI's rather than MOSFET's. RC delay problem can be solved through LSI architecture realizing "the further, the less communication" with the help of local memories.

It is just impossible to design LSI's with 100 million transistors from scratch. The complexity issue can only be solved by the sharing and re-use of design data. So-called IP-based design will be preferable. The virtual components are put together on a silicon to build billion transistor LSI's, which can be compared to the present system implementation with pre-manufactured LSI components.

In the year 2012, sensors / actuators can be integrated on a chip with  $0.06\mu m$  2G Si FET's with  $V_{TH}$  &  $V_{DD}$  control. Globally asynchronous LSI's with locally synchronous 10GHz clock will be implemented.

# LSI Design Toward 2010 and Low-Power Technology


Prof. Takayasu Sakurai  
 Center for Collaborative Research, and  
 Institute of Industrial Science,  
 University of Tokyo  
 E-mail:tsakurai@iis.u-tokyo.ac.jp

- 1 Scaling and three crises
- 2 Power crisis
- 3 Interconnection crisis
- 4 Complexity crisis

Fig.1 Title

## Scaling Law


Transistor	Numbers are exponent to k ( $k^n$ )			
Voltage [V]	-1			
Tr. size [x]	-1			
Oxide thickness [t]	-1			
Current [ $I = V^{1.3} A$ ]	-0.3			
Tr. capacitance [ $C_g = \epsilon_0 \cdot A / t$ ]	-1			
Tr. delay [ $T_d = C_v \cdot V / I$ ]	-1.7			
Tr. power [ $P_g = C_v \cdot V^2 / T_d$ ]	-1.3			
Tr. power density [ $p = P_g / A^2$ ]	0.7			
Tr. desity [ $n = 1/x^2$ ]	2			
 Interconnection				
Length [L]	-1	-0.5	0	0
Width [W]	-1	-0.5	0	1
Thickness [T]	-1	-0.5	0	1
Height [H]	-1	-0.5	0	0
Resistance [ $R_m = L \cdot W / T$ ]	1	0.5	0	-1
Capacitance [ $C_m = L \cdot W / H$ ]	-1	-0.5	0	1
Delay/T. delay [ $T_m = R_m \cdot C_m / T_d$ ]	1.85	1.85	1.85	-
Current density [ $J_p = I / W \cdot H$ ]	-	-	-	0.85
Dc Noise [ $SN_{dc} = J_W L R_m / V$ ]	-	-	-	1.85



T.Sakurai

Fig.2 Scaling law

## Limit of Miniturization




Conventional I-V curve at 0.04 μm (Even down to 0.014 μm)

M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, and H. Iwai, "Sub-50nm gate Length N-MOSFETs with 10 nm Phosphorus Source and Drain Junctions", IEDM Technical Digest, pp. 119-122, 1993.  
 H. Kawaura, T. Sakamoto, Y. Ochiai, J. Fujita, and T. Baba, "Fabrication and Characterization of 14-nm-Gate-Length EJ-MOSFETs", Extended Abstracts of SSDM, pp.572-573, 1997.

T.Sakurai

Fig.3 Limit of miniturization

## Scaling Law



Size 1/2

Favorable effects		Unfavorable effects	
Size	x1/2	Power	x1.6
Voltage	x1/2	RC delay	x3.6
Electric Field	x1	Current density	x1.8
Speed	x2	Voltage noise	x2.5
Cost	x1/4	Design complexity	x4

T.Sakurai

Fig.4 Scaling law

## Three crises in VLSI designs


- Power crisis
- Interconnection crisis
- Complexity crisis

T.Sakurai

Fig.5 Three crises in VLSI designs

## Ever Increasing VLSI Power

(Power consumption of processors published in ISSCC)



T.Sakurai

Fig.6 Ever increasing VLSI power

## VDD, Power and Current Trend




Fig.7 VDD, power and current trend

## Necessity for Low-Power Design

Power range	Concerns	Typical applications (All need high-perf.)
< 0.1W	<ul style="list-style-type: none"> <li>Battery life</li> </ul>	Portable <ul style="list-style-type: none"> <li>PDA</li> <li>Communications</li> </ul>
~ 1W	<ul style="list-style-type: none"> <li>Inexpensive package limit</li> <li>System heat (10W / box)</li> </ul>	Consumer <ul style="list-style-type: none"> <li>Set-Top-Box</li> <li>Audio-Visual</li> </ul>
> 10W	<ul style="list-style-type: none"> <li>Ceramic package limit</li> <li>IR drop of power lines</li> </ul>	Processor <ul style="list-style-type: none"> <li>High-end MPU's</li> <li>Multimedia DSP's</li> </ul>

T.Sakurai

Fig.8 Necessity of low-power design

## What sets the technology trend?

- NMOS → CMOS  
Cost up
- Bipolar → CMOS  
Speed down
- Not cost nor speed but power set the technology trend.
- Integration can achieve low cost and high speed as a system.

T.Sakurai

Fig.9 What sets the technology trend?

## Expression for CMOS Power

$$P = \alpha \cdot C_L \cdot V_S \cdot V_{DD} \cdot f_{CLK} + \alpha \cdot I_{SC} \cdot \Delta t_{SC} \cdot V_{DD} \cdot f_{CLK} + I_{DC} \cdot V_{DD} + I_{LEAK} \cdot V_{DD}$$


Charging & discharging  
Crowbar current  
Static current  
Subthreshold leak current

$\alpha$ : Switching probability  
 $C_L$ : Load capacitance  
 $V_S$ : Signal swing  
 $V_{DD}$ : Supply voltage  
 $I_{SC}$ : Mean crowbar current  
 $\Delta t_{SC}$ : Crowbar current duration  
 $f_{CLK}$ : Clock frequency  
 $I_{DC}$ : DC current  
 $I_{LEAK}$ : Subthreshold leak current

T.Sakurai

Fig.10 Expression for CMOS power

## Voltage waveform of CMOS inverter



T.Sakurai

Fig.11 Voltage waveform of CMOS inverter

## Short-circuit power dissipation formula

$$P_s = \frac{k(v_{D0P}) f_{OP}^2 C_{IN} V_{DD}^2}{\frac{v_{D0P} g(v_T, \alpha)}{FO \beta_r} + h(v_T, \alpha) f_{OP}}$$

$$g(v_T, \alpha) = \frac{\alpha_N + 1}{f(\alpha)} \frac{(1 - v_{TN})^{\alpha_N} (1 - v_{TP})^{\alpha_P/2}}{(1 - v_{TN} - v_{TP})^{\alpha_P/2 + \alpha_N + 2}} \quad FO = \frac{C_{OUT}}{C_{IN}} \text{ (Fanout)}$$

$$h(v_T, \alpha) = 2^{\alpha_P} (\alpha_P + 1) \frac{(1 - v_{TP})^{\alpha_P}}{(1 - v_{TN} - v_{TP})^{\alpha_P + 1}}$$

$$k(v_{D0P}) = \frac{0.9}{0.8} + \frac{v_{D0P}}{0.8} \ln \frac{10 v_{D0P}}{e} \quad f_{OP} = \frac{I_{D0P}}{I_{D0PIN}} \quad \beta_r = \frac{I_{D0P}}{I_{D0N}}$$

K. Nose and T. Sakurai, "Closed-Form Expressions for Short-Circuit Power of Short-Channel CMOS Gates and Its Scaling Characteristics," ITC-CSCC (Korea), July 1998.

T.Sakurai

Fig.12 Short-circuit power dissipation formula

## Comparison between proposed formula and other formula




Fig.13 Comparison between proposed formula and other formulas

## The change of the short-circuit power dissipation with scaling




Fig.14 The change of the short-circuit power dissipation with scaling

## Voltage dependent gate cap. effect




Fig.15 Voltage dependent gate capacitance effect

## Voltage dependent gate cap. effect




Fig.16 Voltage dependent gate capacitance effect

## Solving power issues

$$P = \alpha f C V_s V_{DD} + \text{leakage}(\text{sub-Vth}, \text{gate}, \text{D/S})$$

### Low-voltage

- Variable-V<sub>TH</sub>, multi-V<sub>TH</sub>  
(Super-Cut-off CMOS, dynamic leakage cut-off SRAM, positive temp. coeff., d-type CMOS, optimum voltages)
- Variable-V<sub>DD</sub>, multi-V<sub>DD</sub>  
(Software control)

### Low-swing

- Bus, clock, interconnection  
(Reduced Clock Swing F/F, bus with sense-amp. F/F, low-power repeater insertion)

### Others

- Easy library generation for early adoption of new tech.
- Micro IDQ test

T.Sakurai

Fig. 17 Solving power issues

## Power and delay





Fig. 18 Power and delay


## Concept of Super Cut-off CMOS (SCCMOS)



H.Kawaguchi and K.Nose, T.Sakurai, "A CMOS Scheme for 0.5V Supply Voltage with pico-Ampere Standby Current," 1998 ISSCC, Digest of Tech. Papers, pp.192-193, Feb. 1998.

T.Sakurai  
 Fig.19 Concept of super cut-off CMOS


## Super Cut-off CMOS Scheme (SCCMOS)



T.Sakurai

Fig.20 Super cut-off CMOS scheme

## Delay characteristics (inverter & NAND)




T.Sakurai

Fig.21 Delay characteristics of SCCMOS

## Losing information in standby

● System level solution: → Using scan-path flip-flops


● Circuit level solution:



T.Sakurai

Fig.22 Losing information in standby


## Dynamic Leakage Cut-off



T.Sakurai

Fig.23 Dynamic leakage cut-off SRAM

## Leakage Reduction of DLC SRAM




Total subthreshold leak of 1Mbit SRAM. At 1V VDD, VTH of the dormant cell is 0.25V while that of the active cell is 0V, keeping the total leakage power at 0.9mW.

H.Kawaguchi and T.Sakurai, "A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction," IEEE J. of Solid-State Circuits, pp.807-811, May 1998.

T.Sakurai


Fig.24 Leakage reduction of DLC SRAM

## Power Distribution in CMOS LSI's




T.Sakurai  
Fig.25 Power distribution in CMOS LSI's

## Reduced Clock Swing Flip-Flop



T.Sakurai  
Fig.26 Reduced clock swing flip-flop

## Positive temp. coeff. in low-voltage



T.Sakurai  
Fig.27 Positive temperature coefficient in low-voltage region

## Cause of positive temp. dependence of I<sub>DS</sub>

•  $\alpha$ -power law model (T = Temp.  $\mu$  = Mobility)

$$I_{DS} \propto \mu(T) (V_{DD} - V_{TH}(T))^{\alpha}$$

$$\mu(T) = \mu(T_0)(T / T_0)^{-m}$$

$$V_{TH}(T) = V_{TH}(T_0) - \kappa(T - T_0)$$

Typical Value :  $\alpha=1.5$ ,  $m=1.5$ ,  $\kappa=2.5[\text{mV}/\text{T}]$


Effects of  $V_{TH}$  and  $\mu$  on  $I_{DS}$  when temp. goes up 100[K]

$V_{TH}$ effect	$\mu$ effect
$V_{DD}=2.5\text{V}, V_{TH}=0.5\text{V}$	10% ↑ 35% ↓
$V_{DD}=1.0\text{V}, V_{TH}=0.2\text{V}$	55% ↑ 35% ↓

T.Sakurai

Fig.28 Cause of positive temperature dependence of  $I_{DS}$

## D-type CMOS



T.Sakurai

Fig.29 D-Type CMOS

## SOI Processors in ISSCC'99

Paper#	WP25.1	WP25.3	WP25.7	WP25.4
Company	IBM (East Fishkill)	IBM (Essex & Austin)	IBM (Rochester)	Samsung
Target	PowerPC 604e	PowerPC 750	PowerPC	Alpha
	32b	for Apple	64b	64b
PD/FD	PD	PD (SIMOX)	PD (SIMOX)	FD (SIMOX/Unibond no dep.)
Rule	0.25μm		0.2μm (L <sub>eff</sub> =0.12μm)	0.25μm
Interconnect	5 Al + Wlocal	Cu	6 Cu	4 Al
Area	49mm <sup>2</sup>		139mm <sup>2</sup>	209mm <sup>2</sup>
# of Tr's	6.5M		34M	9.7M
Freq.	500MHz	580MHz @85C, fast proc.	550MHz	600MHz
VDD	1.7V	2V	1.8V	1.5V (2V I/O)
Power		5.1W @2V, 400MHz	24W	40W
Speed gain	25-30%	20%	20%	30%@1.2V, 20%@1.5V SRAM
	22% Ctotal reduction	12% by Cj	15-20% simple gates	
	10-15% more Ids	15-25% by less body-bias	25-40% complex gates	

T.Sakurai

Fig.30 SOI processors in ISSCC'99

## Hi-Speed is Low-Power




Fig.31 Approach to low-power LSI

## Approach to low-power LSI

### Example of MPEG2 decoding

- Processor (software)  
~ 25W
- DSP  
~ 4W
- Dedicated system LSI (SW/HW)  
~ 0.7W

Fig.32 Approach to low-power LSI

## Homogeneous vs. Heterogeneous




Fig.33 Homogeneous vs heterogeneous

## Energy of various operation

Integration (system LSI) is the key to low-power


Operation	Energy/Op (pJ)
Add	7
3-2 Add	2
Multiply	40
Latch	1.8
Internal read	36
Internal write	71
I/O	80
External memory	16000

B.M.Gordon, E.Tsern, T.Meng, "Design of a Low Power Video Decompression Chip Set for Portable Applications," J. of VLSI Signal Processing Systems 13, pp.125-142, 1996

T.Sakurai

Fig.34 Energy of various operation


## Software feedback loop for low-power



T.Sakurai

Fig.35 Software / hardware cooperation for low-power

## DRAM Embedding





- Two orders of magnitude improvement in bandwidth and power

T.Sakurai

Fig.36 DRAM embedding


## Neural chip



3 orders of magnitude smaller power consumption for recognition compared to software implementation  
S.Takeuchi & T.Sakurai, ICCD'98, Oct.1998.

T.Sakurai  
Fig.37 Neural chip

## Compact yet High-Performance (CyHP) Library for Low-Power Technologies




11-CELL CyHP LIBRARY

Flip-flops	D-FF x1, D-FF x2
Inverters	INV x1, INV x2, INV x4
Primitive gates	2-NAND x2 2-NOR x2 2-XNOR x1
Compound gates	2-InvNAND x2 2-InvNOR x2
Multiplexers	2-MUXInv x1

N.Duc, T.Sakurai, "Compact yet High-Performance (CyHP) Library for Short Time-to-Market with New Technologies," submitted ASPDAC'00.

T.Sakurai  
Fig.38 Compact cell library for quick TAT


## Lorentz Force MOS for micro I<sub>DDQ</sub> test



T.Sakurai  
Fig.39 Lorentz force MOS for micro IDQ test


## Interconnect determines cost & perf.

P: Power, D: Delay, A: Area, T:Turn-around



T.Sakurai  
Fig.40 Interconnect determines cost & performance


## Interconnect parameters trend



Semiconductor Industry Association roadmap  
<http://notes.semtech.org/1997/pub.htm>

T.Sakurai  
Fig.41 Interconnect parameters trend

## RC delay and gate delay



T.Sakurai  
Fig.42 RC delay and gate delay

# Delay and Power Optimization for Repeaters




Fig.43 Delay and power optimization from repeaters

## The further, the less




Fig.44 The further, the less

## Locality in space & time




Fig.45 Locality in space and time

## Capacitive Coupling Noise




Fig.46 Capacitive coupling noise

## Coupling noise in RC bus




Fig.47 Coupling noise in RC bus

## Coupling among Interconnection





Fig.48 Coupling among interconnections


## Interconnect Cross-Section and Noise



1V 15W  $\rightarrow$  15A current  
5% noise  $\rightarrow$  0.05V noise  $\rightarrow$   $3m\Omega$  sheet R  $\rightarrow$   $10\mu m$  thick Al  
Area pad + package, or thick layer on board is needed.


T.Sakurai  
Fig.49 Interconnect cross-section and noise

## Skin Effects for Signal Lines



T.Sakurai  
Fig.50 Skin effects fro signal lines


## Inductive Effects



T.Sakurai  
Fig.51 Inductive effects

## Overcome complexity crisis

### System LSI: Re-use and sharing




IP ; CPU, DSP, memories, analog, I/O, logic..  
HW/FW/SW

T.Sakurai

Fig.52 Overcome complexity crisis

## Chip in 2012



T.Sakurai

Fig. 53 Chip in 2012

## Summary

- Scaling law indicates power, interconnection and complexity crises.
- Low-voltage + threshold control and less-waste design for low-power
- Process, design guidelines and local memory for interconnection issues
- Design reuse and sharing + software programmability for complexity

T.Sakurai

Fig.54 Conclusions