

Reducing Power Consumption of CMOS VLSI's through V_{DD} and V_{TH} Control

Takayasu Sakurai

Center for Collaborative Research, University of Tokyo

E-mail: tsakurai@iis.u-tokyo.ac.jp

Abstract

Lowering operating voltage, V_{DD} , is a key to low-power CMOS digital VLSI's. In order to complete a certain task in a required time and in order to keep leakage current within a tolerable level in the low V_{DD} designs, V_{DD} and V_{TH} control is obligatory. This talk will cover several of the schemes including multi- V_{TH} , variable V_{TH} , multi- V_{DD} and variable V_{DD} to achieve low-power systems. Circuit level ideas to software related research are described.

1. Introduction

Power consumption of the VLSI's has been ever increasing (Fig.1) and a VLSI processor dissipating more than 100W has been introduced. A roadmap is suggesting even more power increase in the future with the supply voltage less than 0.5V (Fig.2). Thus, low-power and low-voltage designs are and will continue to be important for further progress of VLSI's.

2. Power consumption of CMOS VLSI's

The expression for power consumption is shown in Fig.3. The crowbar current component (or short-circuit current component) is less than 10% of total active power at present and will be decreasing in the future when V_{TH}/V_{DD} is increased (Fig.4-7). Consequently, the charging and discharging current component is dominant in an active mode and in a standby mode, leakage current component dominates. In the leakage components, subthreshold current is dominant now but gate tunneling current and gate induced drain leakage should be considered in the future. In calculating the dynamic current component, the voltage dependent gate capacitance should be watched out for (Fig. 8, 9).

Using typical values, power and delay are calculated for various V_{DD} and V_{TH} in Figs. 10 and 11. In order to reduce the power, it is preferable to decrease V_{DD} but

decreasing V_{DD} leads to the decrease of performance. When we reduce V_{DD} , if we reduce V_{TH} at the same time, it is possible to maintain the speed of circuits. Then, the issue is the increase of the subthreshold leakage in the low- V_{TH} region. This is the reason why some V_{DD} - V_{TH} control is needed to achieve low-power yet high-speed circuits.

3. Multi- V_{TH} , Variable V_{TH} , Multi- V_{DD} and Variable V_{DD}

Using two V_{TH} 's (MTCMOS) is one idea to take the trade-off between the speed in an active mode and the leakage in a standby mode (Fig.12). The other idea is to vary the V_{TH} dynamically using substrate bias effect, namely VTCMOS, which has been also pursued and productized [8, 9] (Fig.13-15). The comparison of VTCMOS and MTCMOS is tabulated in Fig. 16. MTCMOS is conceptually simple and easy to implement and VTCMOS is better performance-wise. MTCMOS is definitely one way but does not operate properly when V_{DD} decreases below 0.5V. To overcome this shortcoming, Super Cut-off CMOS (SCCMOS) is proposed (Fig.17-20). By over-driving the MOS gate in a standby mode, it is possible to completely cut off the leakage current of low- V_{TH} MOSFET's. The original MTCMOS and VTCMOS are applicable to logic part of the design but are not applicable to low-voltage SRAM's. If MTCMOS is applied to an SRAM, the stored information is lost in a standby. On the other hand, if VTCMOS is applied to an SRAM with low- V_{TH} memory cells for high-speed purpose, the leakage current in an active mode is enormous. A possible solution to this problem is row-wise selective biasing as is shown in Fig.21.

A multiple-voltage scheme known as Dual-VS scheme is shown in Figs. 22 and 24, where critical paths are driven with higher V_{DD} , while non-critical gates are operated under low V_{DD} . An example of

variable V_{DD} approach called software feedback loop is shown in Figs.25-26. Making use of data dependency, an order of magnitude reduction of power is possible with the scheme. This is a hardware-software cooperative approach for low power.

When using sub-0.5V V_{DD} and low- V_{TH} , watch out for the positive temperature dependence of speed (Fig.27-29). Thermal instability may occur when improper package is used (Fig.30). In introducing new circuit concept, layout modification of standard cell library is needed sometimes. It has been shown, however, small number of cells are sufficient in a library to achieve high performance (Fig.31-33, Table I, II).

4. Other low-power approaches

Power consumption of a clock system in a digital VLSI is comparable to the power consumed in other logic gates (Fig.34). In order to reduce the power for clocking, reduced swing clock scheme with special flip-flops has been proposed (Fig.35). In an architectural level, a system LSI approach shows lower power than a general processor approach at the sacrifice of generality and historically low-power has set the technology trend (Fig.36-38).

References

- [1] K.Nose and T. Sakurai, "Closed-Form Expressions for Short-Circuit Power of Short-Channel CMOS Gates and Its Scaling Characteristics," ITC-CSCC (Korea), July 1998.
- [2] K.Nose and T.Sakurai, "Optimization of V_{DD} and V_{TH} for Low-Power and High-Speed Applications", ASPDAC'00, A6.1, Jan. 2000.
- [3] S. Mutoh, et al., "1V High-Speed Digital Circuit Technology with 0.5 μ m Multi-Threshold CMOS," in Proc. IEEE 1993 ASIC Conf., 1993, pp. 186-189.
- [4] H.Kawaguchi and K.Nose, T.Sakurai, "A CMOS Scheme for 0.5V Supply Voltage with pico-Ampere Standby Current," 1998 ISSCC Digest of Tech. Papers, pp.192-193, Feb. 1998.
- [5] H.Kawaguchi, Y.Itaka and T.Sakurai, "Dynamic Leakage Cut-off Scheme for Low-Voltage SRAM's," Symp. on VLSI Circuits, pp.140-141, June, 1998.
- [6] M.Takahashi et al., "A 60mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," 1998 ISSCC Digest of Tech. Papers, pp.36-37, Feb.1998.
- [7] K.Nose, S.Chae, and T.Sakurai, "Voltage Dependent Gate Capacitance and its Impact in Estimating Power and Delay of CMOS Digital Circuits," submitted, CICC'00.
- [8] T.Kuroda, T.Fujita, S.Mita, T.Nagamatsu, S.Yoshioka, F.Sano, M.Norishima, M.Murota, M.Kato, M.Kinugawa, M.Kakumu, and T.Sakurai, "A 0.9V 150MHz 10mW 4mm² 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme," in ISSCC, pp. 166-167, Feb. 1996.
- [9] H.Mizuno, K.Ishibashi, T.Shimura, T.Hattori, S.Narita, K.Shiozawa, S.Ikeda and K.Uchiyama, "A 18uA-Standby-Current 1.8V 200MHz Microprocessor with Self Substrate-Biased Data-Retention Mode," 1998 ISSCC Digest of Tech. Papers, pp.280-281, Feb.1999.
- [10] Seongsoo Lee and T.Sakurai, " Run-time Power Control Scheme Using Software Feedback Loop for Low-Power Real-time Applications, " ASPDAC'00, A5.2, Jan. 2000.
- [11] K.Kanda, K.Nose, H.Kawaguchi, and T.Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub 1V CMOS VLSI's",CICC99, pp.563-566, May 1999.
- [12] N.Duc, and T.Sakurai, " Compact yet High-Performance (CyHP) Library for Short Time-to-Market with New Technologies, " ASPDAC'00, A6.2, Jan. 2000.
- [13] H.Kawaguchi and T.Sakurai, "A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction," IEEE J. of Solid-State Circuits, pp.807-811, May 1998.




Fig. 1 Trend in processor power (from ISSCC)




Fig. 2 Trend in voltage and power (from SIA)

$$P = \alpha \cdot C_L \cdot V_S \cdot V_{DD} \cdot f_{CLK} + \alpha \cdot I_{SC} \cdot \Delta t_{SC} \cdot V_{DD} \cdot f_{CLK} + I_{DC} \cdot V_{DD} + I_{LEAK} \cdot V_{DD}$$

Charging & discharging
Crowbar current
Static current
Subthreshold leak current

Charge: $Q = C_L \cdot V_S$
Discharge: $Q = C_L \cdot V_S$

$C_L \cdot V_S$ amount of charge loses V_{DD} of potential $\rightarrow C_L \cdot V_{DD} \cdot V_S$ energy consumption per cycle

α : Switching probability
 C_L : Load capacitance
 V_S : Signal swing
 V_{DD} : Supply voltage
 I_{SC} : Mean crowbar current
 Δt_{SC} : Crowbar current duration
 f_{CLK} : Clock frequency
 I_{DC} : DC current
 I_{LEAK} : Subthreshold leak current

Fig. 3 Expression for CMOS power




Fig. 4 Short-circuit current (crowbar current)

$$P_S = \frac{k(v_{DOP}) f_o^2 C_{IN} V_{DD}^2}{v_{DOP} g(v_T, \alpha) FO \beta_r + h(v_T, \alpha) f_o p}$$

$$g(v_T, \alpha) = \frac{\alpha_N + 1 (1 - v_{TN})^{\alpha_N} (1 - v_{TP})^{\alpha_N/2}}{f(\alpha) (1 - v_{TN} - v_{TP})^{\alpha_N/2 + \alpha_N + 2}} \quad FO = \frac{C_{OUT}}{C_{IN}} \text{ (Fanout)}$$

$$h(v_T, \alpha) = 2^{\alpha_r} (\alpha_r + 1) \frac{(1 - v_{TP})^{\alpha_r}}{(1 - v_{TN} - v_{TP})^{\alpha_r + 1}} \quad f_o p = \frac{I_{DOP}}{I_{DOPIN}} \quad \beta_r = \frac{I_{DOP}}{I_{DON}}$$

$$k(v_{DOP}) = \frac{0.9}{0.8} + \frac{v_{DOP}}{0.8} \ln \frac{10 v_{DOP}}{e}$$

Fig. 5 Expression for short-circuit power (Ref. 1)




Fig. 6 Ratio of short-circuit power (P_S) vs total active power ($P_S + P_D$)




Fig. 7 Optimum V_{DD} and V_{TH} (Ref. 2)




Fig. 8 Voltage dependent gate capacitance (Ref. 7)




Fig.9 Effect of voltage dependent gate capacitance

$$\text{Power} : P = p_1 \cdot f_{CLK} \cdot C_L \cdot V_{DD}^2 + I_0 \cdot 10^{-9} \cdot \frac{V_{th}}{s} \cdot V_{DD}$$




Fig.10 Power dependence on V_{DD} & V_{TH}

$$\text{Delay} = \frac{k \cdot Q}{I} = \frac{k \cdot C_L \cdot V_{DD}}{(V_{DD} - V_{th})^\alpha} \quad (\alpha=1.3)$$





Fig.11 Delay dependence on V_{DD} & V_{TH}



- In active mode, low- V_{TH} MOSFET's achieve high speed.
- In standby mode when St'by signal is high, high- V_{TH} MOSFET's in series to normal logic circuits cut off leakage current.

Fig.12 Multi-Threshold CMOS (MTCMOS) (Ref.3)





Fig.13 Standby Power Reduction circuit (SPR). Part of Variable Threshold CMOS (VTCMOS)



- control V_{th} to adjust leakage current
- compensate V_{th} fluctuation

Fig.14 Self-Adjusting Threshold-voltage Scheme (SATS). Part of Variable Threshold CMOS (VTCMOS)




Fig.15 Measurement on VTCMOS

| | Variable VTH | Multi-VTH |
|---------------|--|---|
| Principle | | |
| Merit/Demerit | Threshold control with sub-bias + Low leakage in standby + Already produced + Compensate Vth fluctuation + Iddq test + No serial MOSFET | On-off control of internal VDD/VSS + Low leakage in standby + Already produced - Compensate Vth fluctuation - Iddq test - Large serial MOSFET slower, larger, lower yield... |
| | + Conventional design env. + Conventional F/F's - Triple well is desirable - Scalability? (junction leakage) | + Conventional design env. + Special F/F's, Two V_{th} 's - Ultra-low voltage region? - Delay fluctuates on activity |

Fig.16 Comparison between VTCMOS & MTCMOS




Fig.17 Concept of Super Cut-off CMOS (SCCMOS) (Ref.4)




Fig.18 Super Cut-off CMOS Scheme (SCCMOS)




Fig.19 Maintaining information in standby




Fig.20 Delay characteristics (inverter & NAND) of SCCMOS. SCCMOS can push the limit of low-voltage operation down to 0.5V.




Fig.21 Dynamic Leakage Cut-off SRAM (Ref.5)




Fig.22 Clustered Voltage Scaling for Multiple V_{DD} 's. Dual voltage supply scheme (Dual-VS) (Ref.6)




Fig.23 Power Reduction vs. V_L/V_H




Fig.24 Power reduction by Dual-VS




Fig.25 Software feedback loop for low-power (Ref.10)




Fig.26 Power saving by software feedback loop. More than an order of magnitude reduction of power is possible with the scheme.




Fig.27 Positive temperature effects on I_{DS} - V_{GS} in sub-1V region (Ref.11)

• α -power law model (T = Temp. μ = Mobility)

$$I_{DS} \propto \mu(T) (V_{DD} - V_{TH}(T))^\alpha$$

$$\mu(T) = \mu(T_0)(T / T_0)^{-m}$$

$$V_{TH}(T) = V_{TH}(T_0) - \kappa(T - T_0)$$

Typical Value : $\alpha=1.5, m=1.5, \kappa=2.5[mV/T]$

Effects of V_{TH} and μ on I_{DS} when temp. goes up 100[K]

| | V_{TH} effect | μ effect |
|----------------------------|-----------------|--------------|
| $V_{DD}=2.5V, V_{TH}=0.5V$ | 10% ↗ | 35% ↘ |
| $V_{DD}=1.0V, V_{TH}=0.2V$ | 55% ↗ | 35% ↘ |

Fig.28 Temperature dependence of μ and V_{TH}




Fig.29 Measurement of 32bit full adder




Fig.30 Transient response of chip temperature




Fig.31 Average of relative delay vs. # of cells (Ref.12)




Fig.32 Average of relative area vs. number of cells




Fig.33 Relative synthesis time vs. # of cells.

TABLE I: Contents of 11-cell CyHP library

| | |
|-----------------|------------------------------------|
| Flip-flops | D-FF x1, D-FF x2 |
| Inverters | INV x1, INV x2, INV x4 |
| Primitive gates | 2-NAND x2 2-NOR x2 2-XNOR x1 |
| Compound gates | 2-InvNAND x2 2-InvNOR x2 |
| Multiplexer | 2-MUXInv x1 |

TABLE II: Contents of 20-cell CyHP library

| | |
|-----------------|--|
| Flip flops | D-FFN x1 |
| Inverters | INV x8, INV x16 |
| Primitive gates | 2-NAND x1 2-NOR x1 3-NAND x1 3-NOR x1 |
| Compound gates | 3-AND-NOR x1 3-OR-NAND x1 |

(only cells that not in Table I are listed)




Fig.34 Power distribution in CMOS LSI's




Fig.35 Reduced Clock Swing Flip-Flop (Ref.13)

Example of MPEG2 decoding




Fig.36 Architectural approach to low-power LSI's




Fig.37 System LSI approach is inherently low-power reducing waste

- NMOS → CMOS
Cost up
- Bipolar → CMOS
Speed down
- Not cost nor speed but power set the technology trend.
- Integration can achieve low cost and high speed as a system.

Fig.38 What sets the technology trend? Low-power does.