

SSDM Short Course 2000.9


**Low Power Integrated Circuit Technologies
for High-Performance
Extremely Low-Power Mobile Information
Terminals**

**Prof. Takayasu Sakurai
Center for Collaborative Research, and
Institute of Industrial Science,
University of Tokyo
E-mail:tsakurai@iis.u-tokyo.ac.jp**


- 1 Background**
- 2 Device / circuit cooperation: dual T_{OX} , V_{DD} , V_{TH}**
- 3 Circuit / software cooperation : voltage hopping**
- 4 Other considerations**

Ever increasing VLSI power

(Power consumption of processors published in ISSCC)



V_{DD} , power and current trend





International Technology Roadmap for Semiconductors 1998 update sponsored by the Semiconductor Industry Association in cooperation with European Electronic Component Association (EECA), Electronic Industries Association of Japan (EIAJ), Korea Semiconductor Industry Association (KSIA), and Taiwan Semiconductor Industry Association (TSIA)

Power & delay dependence on V_{DD} & V_{TH}

Power : $P = p_t \cdot f_{CLK} \cdot C_L \cdot V_{DD}^2 + I_0 \cdot 10^{-\frac{V_{th}}{S}} \cdot V_{DD}$

Delay = $\frac{k \cdot Q}{I} = \frac{k \cdot C_L \cdot V_{DD}}{(V_{DD} - V_{th})^\alpha}$ ($\alpha=1.3$)





Controlling V_{DD} and V_{TH} for low power


Low power $\rightarrow$ Low V_{DD} $\rightarrow$ Low speed $\rightarrow$ Low V_{TH} $\rightarrow$ High leakage $\rightarrow$ V_{DD} - V_{TH} control

- Multiple V_{TH}
 - Dual- V_{TH} , Multi-Threshold CMOS
- Variable V_{TH}
 - VTCMOS, Substrate bias control
- Multiple V_{DD}
 - Boosted gate MOS, Dual oxide/dual V_{DD}
- Variable V_{DD}
 - Voltage hopping, Software control

Variable V_{TH} and Multi- V_{TH}


	Variable V_{TH}	Multi- V_{TH}
Principle		
	Threshold control with sub-bias	On-off control of internal VDD/VSS
Merit/ Demerit	+ Low leakage in standby + Already productized + Compensate V_{th} fluctuation + IDDQ test + No serial MOSFET + Conventional design env. + Conventional F/F's - Triple well is desirable - Scalability? (junction leakage)	+ Low leakage in standby + Already productized - Compensate V_{th} fluctuation - IDDQ test - Large serial MOSFET slower, larger, lower yield... + Conventional design env. - Special F/F's, Two V_{TH}'s - Ultra-low voltage region? - Delay fluctuates on activity

Transistors go leaky




Boosted-Gate MOS (BGMOS)

Device / circuit cooperative approach



T.Inukai, M.Takamiya, K.Nose, H.Kawaguchi, T.Hiramoto and T. Sakurai, "Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration," CICC'00, to be published, May 2000.

Leak switch optimization



SRAM doesn't accept MTCMOS & VTCMOS

SRAM
スタンバイ時に
メモリ情報が消
える

 **Leak cut-off
Switch**


MTCMOS

SRAM
アクティブ時に
リーク電流によっ
て多大な電力
を消費


VTCMOS

Dual oxide thickness

Device / circuit cooperative approach for low-power




Super Cut-off CMOS (SCCMOS)



H.Kawaguchi and K.Nose, T.Sakurai, "A CMOS Scheme for 0.5V Supply Voltage with pico-Ampere Standby Current," 1998 ISSCC, Digest of Tech. Papers, pp.192-193, Feb. 1998.

Delay characteristics (inverter & NAND)



SCCMOS

0.2V V_{TH} circuit
with 0.2V V_{TH}
cut-off MOSFET


MTCMOS

0.2V V_{TH} circuit
with 0.6V V_{TH}
cut-off MOSFET

Conventional


All 0.6V circuit
No cut-off
MOSFET

SCCMOS + BGMOS





Dual T_{OX} , dual V_{DD} , dual V_{TH}

Device / circuit cooperative approach for low-power



T.Inukai, M.Takamiya, K.Nose, H.Kawaguchi, T.Hiramoto and T. Sakurai, "Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration," CICC'00, May 2000.

Positive temp. coeff. In sub 1V VLSI's



Photograph of 32bit FA
0.3μm CMOS


K.Kanda, K.Nose, H.Kawaguchi, and T.Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub 1V CMOS VLSI's", CICC99, pp.563-566, May 1999.

If you don't need to hussle, V_{DD} should be as low as possible



Energy consumption is proportional to the square of V_{DD} .



V_{DD} should be lowered to the minimum level which ensures the real-time operation.



Application slicing and software feedback loop in Voltage Hopping




S.Lee and T.Sakurai, "Run-time Power Control Scheme Using Software Feedback Loop for Low-Power Real-time Applications," ASPDAC'00, A5.2, pp.381~pp.386, Jan. 2000.


S.Lee and T.Sakurai, "Run-time Voltage Hopping for Low-power Real-time Systems," DAC'00, June 2000.

RPC: Clock Levels

Interface problems in arbitrary clock levels





Clock levels : f_{CLK} , $f_{\text{CLK}}/2$, $f_{\text{CLK}}/3...$




Run-time Voltage Hopping

reduces power to less than 1/10




Simulation results

MPEG-2 video decoding




VSELP speech encoding



Transient voltage waveform

MPEG-4 video encoding




Simulation results

1 sync frame = 33 timeslots = 66.66667 ms


Transient power & frequency

Transient characteristics in a sync frame


(Power)



(Clock frequency)




Block Diagram




V_{TH} dependence

- Power saving ratio: approximately linear function of V_{TH}/V_{DD} for various ranges of V_{TH} and V_{DD}




Approach to low-power LSI


Example of MPEG2 decoding



Homogeneous vs. Heterogeneous




**Homogeneous
Architecture**
(High flexibility)



**Heterogeneous Architecture
(System LSI)**
(Low-power, more efficient)


DRAM Embedding




K.Sawada, T.Sakurai, et al, "A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM," in Proc. CICC'88, pp.20.3.1-20.3.4, May 1988.

- Two orders of magnitude improvement in bandwidth and power

Super-connect: 3-D assembly




System on a chip




3-D assembly


- Smaller area
- Shorter interconnect
- Optimized process for each die (Analog, DRAM, MEMS...)
- Good electrical isolation
- Through-chip via
- Heat dissipation is an issue



Shorter interconnect in 3-D assembly



System on a chip



3-D assembly

$$\frac{\text{\#of devices in } d \text{ (3D)}}{\text{\#of devices in } d \text{ (2D)}} = \frac{1}{3} \left(2 \frac{d}{h} + \frac{h}{d} \right)$$
$$\approx \frac{2}{3} (\text{\#of stacked chips in } d)$$


d: Manhattan distance

h: Height between chips

Drain current model

$$I_D = I_0 e^{\alpha \left(\frac{V_{GS} - V_{TH}}{\alpha N_S} \right)} \quad (V_{GS} \geq V_{TH} + \alpha N_S)$$

$$I_D = I_0 e^{\frac{V_{GS} - V_{TH}}{N_S}} \quad (V_{GS} \leq V_{TH} + \alpha N_S)$$



Discontinuity around V_{TH}

Optimum V_{DD} and V_{TH}

The optimum solution is obtained by $\frac{\partial P_{\max}}{\partial V_{DD}} = 0$.

$$V_{THopt} = -N_S \ln \left(\frac{2afC_L N_S}{I_0} \frac{\alpha}{\alpha - \chi} \right) \quad \chi = \left(\frac{fL_d C_L K}{\beta} \right)^{1/\alpha}$$

(Optimum $V_{TH,min}$)


$$V_{DDopt} = \frac{-N_S \ln \left(\frac{2afC_L N_S}{I_0} \frac{\alpha}{\alpha - \chi} \right) + \Delta V_{TH} + k\Delta T + \frac{\alpha - 1}{\alpha} \chi}{1 - \frac{\chi}{\alpha}}$$

$$\frac{P_{LEAK,max}}{P_{\max}} = \frac{P_{LEAK,max}}{P_D + P_{LEAK,max}} \cong \frac{2N_S \alpha}{2N_S \alpha + \alpha - 1} \cong 0.3 \quad \left(\begin{array}{l} \alpha = 1.3 \\ N_S = 80mV / decade \end{array} \right)$$


Problems of scaling scenario (no modification scenario)

In order to maintain $L_d=20$, $V_{DD} > 0.8V$ in 2011.

N_{CHIP} in 2011 is 70 times larger than N_{CHIP} in 1999.





Calculation of future trend



- Power dissipation in 2011 is 32 times as large as that in 1999 when there is no modifications.

Proposed scaling scenario




Optimum $V_{\text{TH,min}}$ 0.06V (in 1999) $\rightarrow$ 0.11V (in 2011)

Optimum $V_{\text{TH,max}}$ 0.26V (in 1999) $\rightarrow$ 0.22V (in 2011)



Target V_{TH} 0.21V (in 1999) $\rightarrow$ 0.20V (in 2011)

Future trend of N_{LOGIC} and N_{MEMORY}

	1999	2011
$\frac{N_{\text{LOGIC}}}{N_{\text{CHIP}}}$	20%	3%
$\frac{N_{\text{MEMORY}}}{N_{\text{CHIP}}}$	80%	97%



Delay and Power Optimization for Repeaters



Delay optimized

→P: $P(\text{repeater}) = 0.60 P(\text{interconnect})$


Power*Delay optimized

→D: 1.09 Dopt


→P: $P(\text{repeater}) = 0.26 P(\text{interconnect})$

→PD: 0.86 of Dopt case


一般的なメモリの構成




ワード線分割による低消費電力化




プリデコーダによる低消費電力化




Low-power sense-amplifier



(a) Current-Mirror Sense-Amp.



(b) Current-Latch Sense-Amp.



Important technologies for low-power

$$P = \alpha f C V_s V_{DD} + \text{leak power}$$

Low-voltage

- V_{TH} control, multi- V_{TH} , leak control
- V_{DD} control, multi- V_{DD} (DC-DC conv.)
- Ultra low voltage circuit (PLL, analog)
- Software/hardware cooperation

Low-swing

- Bus, clock

Low-C

- Less # of Tr's, fused digital-analog
- Low-k (air isolation)
- System on a chip, memory embedding

Low- αf


- Locally synch.-globally asynch., gated clock
- Low transition coding

Summary

- **Device / circuit cooperative approach: Dual-oxide Boosted Gate MOS (BGMOS)**
- **Circuit / software cooperative approach: Voltage hopping**
- **System LSI approach is effective for low-power**
- **Memory-rich architectures are to be sought.**

Prosthesis - Dual Intraocular Units

NC STATE UNIVERSITY



Retinal Prosthesis

T.Sakurai

Reference for low-power design & System LSI

Low-power high-speed LSI design & technology

「低消費電力、高速LSI技術」

Realize publishing company,

ISBN4-89808-004-9 C3055 ¥56000E

Phone: +81-3-3815-8511, Fax: +81-3-3815-8529

System LSI – Applications and Technology

「システムLSI—アプリケーションと技術」

Science Forum publishing,

ISBN4-916164-30-X C3000 ¥48000E

Phone: +81-3-5689-5611, Fax: +81-3-5689-5622