



スーパーコネクト(基調講演)

東京大学、国際・産学共同研究センター
生産技術研究所
桜井貴康
E-mail:tsakurai@iis.u-tokyo.ac.jp




Moore's Law



System on a Chip (SoC)

- Re-use and sharing of design
- Design in higher abstraction




Issues in System-on-Chip

- Un-distributed IP's (i.e. CPU, DSP of a certain company)
- Low yield due to larger die size
- Huge initial investment for masks & development
- IP testability, upfront IP test cost
- Process-dependent memory IP's
- Difficulty in high precision analog IP's due to noise
- Process incompatibility with non-Si materials and/or MEMS


System-in-Packageの課題

- Special design tools for placement & route for co-design of LSI's and assembly
- High-density reliable substrate and metallization technology
- low-cost, available known good die (reworkability and module testing)

Technologies integrated on a chip




Super-connect




Nikkei microdevices

Super-connect



VDD, Power and Current Trend




Scaling Law

Transistors		Scaling coefficients	
V_{GS}	[V]	$1/k$	
Tr. dimensions	[x]	$1/k$	
Drain current	$[I = 1/x \times V_{GS} \cdot 3]$	$1/k^{0.3}$	
Gate capacitance	$[C = 1/x \times x_0]$	$1/k$	
Tr. delay	$[d = C \cdot V_{GS}]$	$1/k^{1.7}$	
Tr. power	$[P = V_{GS} \cdot C \cdot V_{GS}]$	$1/k^{1.3}$	
Power density	$[P = P/k]$	$k^{0.7}$	
Tr. density	$(n = 1/x)$	k^2	
Interconnects			
Type		Local Scaled	Global Anti-scaled
Scaling scenario			
Line thickness	[T]	$1/k$	k
Width	[W]	$1/k$	k
Separation	[S]	$1/k$	k
Oxide thickness	[H]	$1/k$	1
Length	[L]	$1/k$	1
Resistance	$[R_{Nf} = L/W/T]$	k	$1/k^2$
Capacitance	$[C_{Nf} = LW/H]$	$1/k$	k
RC delay/Tr. delay	$[D = R_{Nf} \cdot C_{Nf} / d]$	$k^{1.7}$	—
Current density	$[J = PWV / W/T]$	—	$k^{0.7}$
DC noise / V_{DD}	$[N = JWTR/V]$	—	$k^{0.7}$

$K=2$
 $\alpha = \frac{I_{Nf}}{I_{Nf}} \cdot \frac{(V_{GS}-V_{TH})^2}{2} \sim N^{2/3}$
 $\alpha = 1.3$
 T.Sakurai&A.Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas", IEEE JSSC, vol25, no.2, pp.594-594, Apr. 1990.

Interconnect determines cost & perf.

P: Power, D: Delay, A: Area, T:Turn-around



DSM interconnect design issues

Larger current

- IR drop (static and dynamic)
- Reliability (electro-migration)

Smaller geometry / Denser pattern

- RC delay
- Signal Integrity
- Crosstalk noise
- Delay fluctuation

Higher speed

- Inductance
- EMI

Interconnect Cross-Section and Noise

Unscaled / anti-scaled

- Clock
- Long bus
- Power supply




Scaled interconnect

- Signal


1V 20W → 20A current

2% noise on VDD & VSS → ~0.02V / 20A → ~10μm thick Cu
 Thick layer interconnect, area pad, package are co-designed.


RC delay and gate delay




Repeaters




Buffered interconnect delay




RC delay of global interconnections



Power delay optimization




Inductive Effects in Clock Lines



Board design practice is imported in LSI.

0.5V LSIでの逆温度特性



K.Kanda, K.Nose, H.Kawaguchi, and T.Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub 1V CMOS VLSIs", CICC99, pp.563-566, May 1999.

LSI in 2014

Year	Unit	1999	2014	Factor
Design rule	μm	0.18	0.035	0.2
Tr. Density	/cm ²	6.2M	390M	30
Chip size	mm ²	340	900	2.6
Tr. Count per chip (μP)		21M	3.6G	170
DRAM capacity		1G	1T	1000
Local clock on a chip	Hz	1.2G	17G	14
Global clock on a chip	Hz	1.2G	3.7G	3.1
Power	W	90	183	2.0
Supply voltage	V	1.5	0.37	0.2
Current	A	60	494.6	8
Interconnection levels		6	10	1.7
Mask count		22	28	1.3
Cost / tr. (packaged)	μcents	1735	22	0.01
Chip to board clock	Hz	500M	1.5G	3.0
# of package pins		810	2700	3.3
Package cost	cents/pin	1.61	0.75	0.5

International Technology Roadmap for Semiconductors 1998 update sponsored by the Semiconductor Industry Association in cooperation with European Electronic Component Association (EECA), Electronic Industries Association of Japan (EIAJ), Korea Semiconductor Industry Association (KSI), and Taiwan Semiconductor Industry Association (TSIA). International Technology Roadmap for Semiconductors: 1999 edition. Austin, TX: International SEMATECH, 1999.

Possible electronic system in 2014

