

実装プロセス工学シンポジウム

「スーパーコネクトに対応した層間接続プロセス」 2001年5月18日

# スーパーコネクト(基調講演)


東京大学、国際・産学共同研究センター

生産技術研究所

桜井貴康

E-mail: [tsakurai@iis.u-tokyo.ac.jp](mailto:tsakurai@iis.u-tokyo.ac.jp)


# Technology trend



International Technology Roadmap for Semiconductors 1999 update sponsored by the Semiconductor Industry Association in cooperation with European Electronic Component Association (EECA), Electronic Industries Association of Japan (EIAJ), Korea Semiconductor Industry Association (KSIA), and Taiwan Semiconductor Industry Association (TSIA)

# Scaling Law


Transistors		Scaling coefficients	
$V_{DD}$	[V]	1/k	
Tr. dimensions	[x]	1/k	
Tr. current	[ $I \sim 1/x \cdot x/x \cdot V^{1.3}$ ]	$1/k^{0.3}$	
Tr. capacitance	[ $C \sim 1/x \cdot xx$ ]	1/k	
Tr. delay	[ $d \sim CV/I$ ]	$1/k^{1.7}$	
Tr. power	[ $P \sim VI \sim CVV/d$ ]	$1/k^{1.3}$	
<b>Power density</b>	<b>[<math>p \sim P/x/x</math>]</b>	<b><math>k^{0.7}</math></b>	
<b>Tr. density</b>	<b>[<math>n \sim 1/x/x</math>]</b>	<b><math>k^2</math></b>	
Interconnections			
Type		Local	Global
Scaling scenario		Scaled	Anti-scaled
Line thickness	[T]	1/k	k
Width	[W]	1/k	k
Separation	[S]	1/k	k
Oxide thickness	[H]	1/k	1
Length	[L]	1/k	1
Resistance	[ $R_{int} \sim L/W/T$ ]	k	$1/k^2$
Capacitance	[ $C_{int} \sim LW/H$ ]	1/k	k
<b>RC delay/Tr. delay</b>	<b>[<math>D \sim R_{int}C_{int}/d</math>]</b>	<b><math>k^{1.7}</math></b>	–
<b>Current density</b>	<b>[<math>J \sim pWL/V \cdot W/T</math>]</b>	–	<b><math>k^{0.7}</math></b>
<b>DC noise / Vdd</b>	<b>[<math>N \sim JWTR/V</math>]</b>	–	<b><math>k^{1.7}</math></b>




k=2

$$I_{DS} = \frac{\mu\epsilon}{2t_{OX}} \frac{W}{L} (V_{GS} - V_{TH})^\alpha \approx [1/x \cdot x/x \cdot xV^{1.3}]$$


T.Sakurai & A. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas", IEEE JSSC, vol25, no,2, pp.584-594, Apr. 1990.



# Scaling Law



➔  
Size 1/2



## Favorable effects

Size	x1/2
Voltage	x1/2
Electric Field	x1
Speed	x3
Cost	x1/4

## Unfavorable effects

Power density	x1.6
RC delay/Tr. delay	x3.2
Current density	x1.6
Voltage noise	x3.2
Design complexity	x4


# Three crises in VLSI designs

---

- **Power crisis**
- **Interconnection crisis**
- **Complexity crisis**

# System on a Chip (SoC)

- Re-use and sharing of design
- Design in higher abstraction





IP ; CPU, DSP, memories, analog, I/O, logic..  
HW/FW/SW

# System LSI for Games

---

- Clock freq. 300MHz
- 10M transistors
- Graphics synthesizer integrate  
40M tr. With embedded DRAM
- Memory bandwidth 3.2GB/s
- Floating operation 6.2GFLOPS/sec
- 3D CG 6.6M polygon/sec
- MPEG2 decode




# Issues in System-on-Chip

---


- **Un-distributed IP's (i.e. CPU, DSP of a certain company)**
- **Low yield due to larger die size**
- **Huge initial investment for masks & development**
- **IP testability, upfront IP test cost**
- **Process-dependent memory IP's**
- **Difficulty in high precision analog IP's due to noise**
- **Process incompatibility with non-Si materials and/or**

**MEMS**


# Yield



# Technologies integrated on a chip



# DRAM embedding




K.Sawada, T.Sakurai, et al, "A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM," in Proc. CICC'88, pp.20.3.1-20.3.4, May 1988.

- **Two orders of magnitude improvement in bandwidth and power**

**BUT EXPENSIVE!**

# Micro-machined mechanical switch


---



G.Weinberger, "The New Millennium: Wireless Technologies for a Truly Mobile Society," ISSCC, pp.20-24, Feb. 2000.

# Silicon MEMS microphone

---



**Will soon exceed the performance of the best commercial microphones, yet be inexpensive and potentially integrated with on-chip electronics.**

M.Pinto, "Atoms to Applets: Building Systems ICs in the 21<sup>st</sup> Century," ISSCC, pp.26-30, Feb. 2000.

# System-in-Package

ELECTRONIC ENGINEERING

## EE TIMES

est.com

The industry newspaper for engineers and technical management

Monday, November 8, 1999

In some apps, multichip modules do the job more cheaply, conference told

### 'System-in-package' could make SoC a niche

Expanding role of packaging seen relegating SoC to niche status

## System-chip may topple . . .

By Robert Ristelhueber

INDIAN WELLS, CALIF. — The wheels might be coming off the system-on-chip (SoC) bandwagon, if the chatter at last week's Dataquest Semiconductor conference is any barometer of industry sentiment. Heavyweights including IBM and Lucent Technologies indicated that costs may relegate SoC to niche status, with new packaging techniques stepping into the breach.

"A couple of years ago we really thought that the embedded DRAM model would be the panacea for many applications," said John Kelly, general manager of IBM Microelectronics. "It's not always the right thing. In many applications it still remains much cheaper to do it with multichip modules. It gives you satisfactory performance and often for lower cost."

"We have systems-on-chip now that are really 'system on chips,'" said John Dickson, president of Lucent Technologies' Microelectronics Group. "We do it that way because it's

most cost-effective, and the customer will prefer it that way because it offers more flexibility."

The subject was broached at the conference here by a Dataquest analyst who claimed that SoC designs will increasingly be supplanted in coming years by multichip packaging as higher mask costs squeeze SoC profitability.

Chip designers have often been willing to add mask steps

▶ CONTINUED ON PAGE 6



IBM's Kelly: 'In many apps, cheaper to do it with multichip modules.'

## . . . as industry grapples with impact of cores mode

By Peter Clarke and Brian Fuller

EDINBURGH, SCOTLAND — Intellectual property cores were a hot topic last week, both here at the IP99 Europe conference and at Dataquest Inc.'s annual semiconductor conference in Indian Wells, Calif. But as the industry struggles with new business



models, new customer-supplier relationships and fast-moving technology, there was scant agreement on either side of the Atlantic on how the cores market will unfold.

On one thing there was agreement: IP cores and design reus-

▶ CONTINUED FROM PAGE 1  
and complexity to their logic devices in order to place analog and memory functions onto chips. "But when we get below 0.2 micron we get a cost shock, and the [return on investment] will be diminished or even eliminated in many cases," said Clark Fuhs, vice president and director of Dataquest's Semiconductor Manufacturing Programs.

Mask costs will dramatically rise at deep submicron because of the use of phase-shift and optical proximity correction techniques as well as more expensive, 193-nm lithography equipment, putting low-volume SoC at a cost disadvantage, Fuhs said.

Militating against SoC designs for many applications is the wide disparity in revenue per square inch among the various blocks in the chip, Fuhs said. "The DSP or microprocessor block can be getting \$150 or \$200 per square inch, the FPGA about \$120, the analog block about \$35, the memory block about \$50 to \$60 . . . You're basically diluting your high-value logic pieces with all these other low-value pieces, yet you're adding cost because you're adding mask levels."

An alternative is to fabricate the different blocks as discrete chips, placed close together using chip-scale packaging, Fuhs said. "This enables you to build the pieces in fabs that are optimized for those pieces. You can build analog in a 0.7-micron fab, standard logic can be done in

0.35 or even 0.5 micron, and for the memory you can buy a wafer from somebody and break it up. The package is more expensive, but the overall system cost is going to be substantially less.

"The concept here is to take some level of interconnect . . . and simply move [it] from the chip into the package."

Fuhs noted that Intel's Pentium III is actually an 11-level-

metal device—six levels of aluminum inside the chip and five levels of copper outside. And he showed a photograph of a Sony digital Handycam, which he said contains 20 chip-scale devices, "so this technology is here, it's real."

In the not-too-distant future, he said, wafer foundries will give customers a choice of implementing a design either as a system-on-chip or as several discrete devices using chip-scale packaging.

To survive, the SoC must evolve to fit a more standard-product model that would allow it to increase volume and become more cost-efficient, Fuhs said. He predicted that within five years, multichip packaging will be growing faster than SoC designs.

That view has its detractors. "Mask sets cost in excess of a couple hundred thousand dollars, whether you do small

chips or large chips," said National Semiconductor Corp. chief executive officer Brian Halla, who has championed the notion of an information appliance-on-a-chip. "I can get tremendously more performance out of the same square inches of silicon by having it all together instead of having it two inches apart on a board.

"SoC isn't a marketing crusade anymore; it's something you can do because the technology allows it," Halla added. "A very small die can contain an awful lot of functionality."

Halla noted that Intel used to say graphics shouldn't be combined with the microprocessor, because the

pace of innovation differs between those parts; but Intel's upcoming Timna processor, he said, combines both functions.


"Having said all that, there are cases where we agree [about putting a system on a package]," he said. "There is a sub-strategy of ours called integrated disintegration, which means there are analog functions you can pull off the chip because they are such a tiny portion of the overall chip, and yet they are the most difficult thing to port to the next-generation [process] technology."

IBM's Kelly said that "SoC integration has to be done se-




National's Halla touts 'integrated disintegration.'

# SoC vs. SiP




**System on a Chip**

- Smaller area
- Shorter interconnect
- Optimized process for each die (Analog, DRAM, MEMS...)
- Good electrical isolation
- Through-chip via
  
- Heat dissipation is an issue




**System in a Package**



# System-in-Package (SIP)

---




K.L.Tai, "System-In-Package (SIP): Challenges and Opportunities," ASPDAC, pp.191-196, Jan. 2000

# System-in-Packageの課題

---


- **Special design tools for placement & route for co-design of LSI's and assembly**
- **High-density reliable substrate and metallization technology**
- **low-cost, available known good die (reworkablility and module testing)**

# Superconnect example based on three-dimensional assembly




K.Ohsawa, H.Odaira, M.Ohsawa, S.Hirade, T.Iijima, S.G.Pierce, "3-D Assembly Interposer Technology for Next-Generation Integrated Systems," ISSCC Digest of Tech. Papers, pp.272-273, Feb.2001.

# Super-connect technology



# Super-connect



# Three crises in VLSI designs

---

- **Power crisis**
- **Interconnection crisis**
- **Complexity crisis**

# DSM interconnect design issues

---

## Larger current

IR drop (static and dynamic)  
Reliability (electro-migration)


## Smaller geometry / Denser pattern

RC delay  
Signal Integrity  
Crosstalk noise  
Delay fluctuation


## Higher speed

Inductance  
EMI

# Interconnect determines cost & perf.




# $V_{DD}$ , power and current trend




International Technology Roadmap for Semiconductors 1999 update sponsored by the Semiconductor Industry Association in cooperation with European Electronic Component Association (EECA), Electronic Industries Association of Japan (EIAJ), Korea Semiconductor Industry Association (KSIA), and Taiwan Semiconductor Industry Association (TSIA)

# IR Drop




$$V_{i,j} = (V_{i-1,j} + V_{i+1,j} + V_{i,j-1} + V_{i,j+1}) / 4 - r I_{i,j}$$



$\sum I_{i,j} = I$ , Sheet resistance =  $R$



Take  $IR$  as unity voltage drop



# Interconnect Cross-Section and Noise


Unscaled / anti-scaled

- Clock
- Long bus
- Power supply



Scaled interconnect

- Signal




1V 20W -> 20A current

5% noise → 0.05V noise → ~0.02V / 20A → ~10μm thick Cu


Thick layer interconnect, area pad, package are co-designed.

# Interconnect parameters trend




Semiconductor Industry Association roadmap  
<http://notes.sematech.org/1997pub.htm>


# RC delay and gate delay



# Repeaters



a) Without repeaters



b) With repeaters

$$t_{05} \approx 0.377 R_{INT} C_{INT} + 0.693 (R_T C_T + R_T C_{INT} + R_{INT} C_T)$$

$C_0$  : Gate capacitance of minimum MOSFET

$R_0$  : Gate effective resistance of minimum MOSFET

$$\text{Delay} \approx k \left[ p_1 \frac{R_{INT}}{k} \frac{C_{INT}}{k} + p_2 \left( \frac{R_0}{h} h C_0 + \frac{R_0}{h} \frac{C_{INT}}{k} + \frac{R_{INT}}{k} h C_0 \right) \right] : \text{Buffered}$$


$$\frac{\partial \text{Delay}}{\partial h} = 0 \rightarrow h_{OPT} = \sqrt{\frac{C_{INT} R_0}{R_{INT} C_0}} : \text{Optimized size of buffer inverter}$$

$$\frac{\partial \text{Delay}}{\partial k} = 0 \rightarrow k_{OPT} = \sqrt{\frac{p_1}{p_2}} \sqrt{\frac{R_{INT} C_{INT}}{R_0 C_0}} : \text{Optimized number of stages}$$


$$\text{Delay}_{OPT} = 2 \left( \sqrt{p_1 p_2} + p_2 \right) \sqrt{R_{INT} C_{INT} R_0 C_0} \approx 2.4 \sqrt{\tau_{INT} \tau_{MOS}}$$

$$\text{Cap. of gates} = k_{OPT} h_{OPT} C_0 = \sqrt{p_1 / p_2} C_{INT} = 0.73 C_{INT}$$


# Buffered interconnect delay




# Power delay optimization





a) Without repeaters



b) With repeaters




# RC delay of global interconnections





# Ever Increasing VLSI Power

(Power consumption of processors published in ISSCC)



# 0.5V LSIでの逆温度特性



Photograph of 32bit FA  
0.3μm CMOS

K.Kanda, K.Nose, H.Kawaguchi, and T.Sakurai, "Design Impact of Positive Temperature Dependence of Drain Current in Sub 1V CMOS VLSI's", CICC99, pp.563-566, May 1999.



# LSI in 2014

Year	Unit	1999	2014	Factor
Design rule	μm	0.18	0.035	0.2
Tr. Density	/cm <sup>2</sup>	6.2M	390M	30
Chip size	mm <sup>2</sup>	340	900	2.6
Tr. Count per chip (μP)		21M	3.6G	170
DRAM capacity		1G	1T	1000
Local clock on a chip	Hz	1.2G	17G	14
Global clock on a chip	Hz	1.2G	3.7G	3.1
Power	W	90	183	2.0
Supply voltage	V	1.5	0.37	0.2
Current	A	60	494.6	8
Interconnection levels		6	10	1.7
Mask count		22	28	1.3
Cost / tr. (packaged)	μcents	1735	22	0.01
Chip to board clock	Hz	500M	1.5G	3.0
# of package pins		810	2700	3.3
Package cost	cents/pin	1.61	0.75	0.5

International Technology Roadmap for Semiconductors 1998 update sponsored by the Semiconductor Industry Association in cooperation with European Electronic Component Association (EECA), Electronic Industries Association of Japan (EIAJ), Korea Semiconductor Industry Association (KSIA), and Taiwan Semiconductor Industry Association (TSIA), International Technology Roadmap for Semiconductors: 1999 edition. Austin, TX:International SEMATECH, 1999.

T.Sakurai


# Trend in packages



ITRS'99


# Possible electronic system in 2014

---



- Sensors/actuators
- 0.035 $\mu\text{m}$  3.6G Si FET's with VTH & VDD control
- Locally synchronous 17GHz clock, globally asynchronous
- Chip / Package / Board system co-design for power lines, clocks, and long wires (super-connect)

# 水平分業と垂直統合



# **Assembly & Packaging**

---


**“There is an increased awareness in the industry that assembly and packaging is becoming a differentiator in product development.”**

**International Technology Roadmap for  
Semiconductors, ITRS'99 p.213**

# Prosthesis - Dual Intraocular Units

NC STATE UNIVERSITY


Retinal Prosthesis



Courtesy: Prof. Wentai Liu (North Carolina Univ.)  
[http://www.ece.ncsu.edu/erl/faculty/wtl\\_data/retina.html](http://www.ece.ncsu.edu/erl/faculty/wtl_data/retina.html)


T.Sakurai

# Stacked chips




System on a chip

- Smaller area
- Shorter interconnect
- Optimized process for each die (Analog, DRAM, MEMS...)
- Good electrical isolation
- Heat dissipation is an issue




Stacked chips




藤田他、「スタックドCSP技術」、シャープ技法、1998.8

# Shorter interconnect in 3-D assembly



**System on a chip**



**3-D assembly**

$$\frac{\# \text{ of devices in } d (3D)}{\# \text{ of devices in } d (2D)} = \frac{1}{3} \left( 2 \frac{d}{h} + \frac{h}{d} \right)$$
$$\approx \frac{2}{3} (\# \text{ of stacked chips in } d)$$

*d*: Manhattan distance

*h*: Height between chips

# Three crises in VLSI designs

---

- **Power crisis**
- **Interconnection crisis**
- **Complexity crisis**