Power-Gating Switch Revisited:

A Fine-Grain Optimization for Leakage-Aware CMOS Circuits

崔圭源 許蛍雪

Kwu-Won Choi Yingxue Xu Takayasu Sakurai

桜井貴康

東京大学 生産技術研究所

Institute of Industrial Science, University of Tokyo

1. Introduction

Traditional approaches are far from the optimal solution for designing power switch [1] [2]. In this paper, the feasibility of the power-gating technique is explored by using spice-based simulation. The potential benefits of fine-grain optimization are demonstrated in terms of possible power savings, switching speed, and area overhead.

2. Experimental Results

We developed a simulation frame work with HSPICE (65 nm, BPTM MOSFET model, BSIM4.0), C/C++/STL, and Perl on Ultra-Unix machine. Also, we used off-the-shelf commercial tools (Synopsys and Cadence) for the functional verification and the layout (0.18um). A typical benchmark circuit (ISCAS 74283, 4-bit adder) is used for the experiment. Figure 1, 2 and 3 show the delay overhead (over no-switch case), the leakage power overhead (over no-switch case), and the wakeup time of a 4-bit adder with different sizes (Wsw: total widths of the power switches, Wtot: total widths of the logic circuits) and the number of clusters, respectively. Figure 4 shows that the impact (virtual ground voltages) of the discharge-balanced clustering. Figure 5 shows a layout example for 4-clustering case. The results show that more than two orders of magnitude of leakage power can be saved and the area overhead can be 3.7% with 10%-width switches (smaller than traditional approaches).

3. Conclusion

Trade-offs of power-switch optimization for power-gating circuits is explored in terms of speed, power, and area. Based on these experimental results, we are working on an efficient heuristic algorithm to demonstrate that fine-grain approaches are needed for future power gating circuits.



Fig.1. Delay overhead in terms of the size and the clustering of the power switch



Fig.2. Leakage power savings in terms of the size and the clustering of the power switches



Fig.3.Wakeup time in terms of the size and the clustering of the power switch



Fig.4. Impact of discharge-balanced clustering

									1948					1 180					
						1						1							
			1000	1999	12/01				122		1000	St 10.00			11111	1944	16		
			rinini	in a faite l	N and	100		Tel I	100	101	10.00			ni indiri	The P	100			
							Let u	144	10.000		an faire		-	the state of the s	PERCENT.		1464	194	
									100		11.1.10					1111		10.00	
		10000	(Participant)	(Person)				-			and the second			all freiter		(Jacob)		(Designed and a second	
18	I COLOR	1.000	100	n min	1 1111		T	THE	T	100		L INE C	Read and the	TRACE I		「前面」	1000	THE	
	1001	1 1 11	10.001 [0.0		1.11			1101					111		01 1 1 1	101	1.11		
			I			12		1015						10.00		158		100	
				-									ALC: NO				12.2		
	1881	11691		100,447		1.01			1181				1.5 21				1.54		- 11
Ц		i dini	ini in	1.11.20	1.1000	anti-	101	111	- mil		1031		103241	i in the literation of the lit	in the	= (17.i		11.11	
	1944			سبيدا يد		100	100		1112	3		L L L L L L L L L L L L L L L L L L L	التقنق					1444	

Fig.5. Area overhead with 4-switches

- 4. References
 - [1] Mutoh, et. al., IEEE JSSC, Aug. 1995 pp847 854
 [2] J. Kao, et. al., DAC, June 1998 pp495 500